531410

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau



(43) International Publication Date 6 May 2004 (06.05.2004)

PCT

(US).

(10) International Publication Number WO 2004/038589 A1

(51) International Patent Classification7:

G06F 11/00

(21) International Application Number:

PCT/US2002/031587

(22) International Filing Date: 21 October 2002 (21.10.2002)

(25) Filing Language:

English

(26) Publication Language:

English

- (71) Applicants (for all designated States except US); ZE-ROPLUS TECHNOLOGY CO., LTD. [-/-]; 5F-9, No. 2, Chien-Pa Road, Chungho City, Taipei Hsien (TW). CHEN, Chung-Chin [US/US]; 625 Slaters Lane, 4th Floor, Alexandria, VA 22314 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): CHENG, Chiu-Hao [-/-]; 44 Chung-Cheng Road, Yuan-Li Town, Miaoli Hsien (TW). CHENG, Ming-Gwo [-/-]; 16-3 Hsin-Yi Road, Ta-Chia Town, Taichung Hsien (TW). HUANG, Tsung-Chih [—/—]; 120 Chien-Yi Road, Chungho City,

Taipei Hsien (TW). TZU, Chun-Feng [-/-]; 33 Nei Hu, Nei Hu Li, Tung-Hsiao Town, Miaoli Hsien (TW).


(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,

(74) Agents: FICHTER, Richard, E. et al.; Bacon & Thomas, PLLC, 625 Slaters Lane, 4th Floor, Alexandria, VA 22314

- LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: LOGIC ANALYZER DATA PROCESSING METHOD



(57) Abstract: A logic analyzer data processing method used in a logic analyzer (10) having a control circuit (17) adapted to read in test data from a test sample (13), a memory (18) controlled by the control circuit (17) to store the test data received from the test sample (13), and a display (161) adapted to display the test data fetched by the control circuit (17) from the memory (18), the method including the step of enabling the control circuit (17) to drive a compressor (19) to compress the test data received from the test sample (13) before storing it in the memory (18), and to depress the compressed test data before transmitting it from the memory (18) to the display (161).



WO 2004/038589 A1



Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.